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Abstract: Cascade H-bridge (CHB) inverter is an attractive choice for integration of DC sources of
different nature, e.g., for distributed generation with energy storage, photovoltaic generation, etc. In
general, non-equal DC voltage sources can affect the total harmonic distortion (THD) of the CHB by
introducing undesirable low-frequency subharmonics. This paper investigates different level-shifted
(LS) and phase-shifted (PS) pulse width modulation (PWM) strategies for single- and three-phase
cascade H-bridge inverters with non-equal DC sources from the load current THD minimization
perspective. The best current quality is provided by LS PWM, as reported in the literature. The paper
provides a simple time domain explanation of LS PWM superiority. However, PS PWM may be
a preferable choice for practical applications due to fair power and loss sharing across individual
H-bridges. The paper explains how to obtain the best current quality by PS PWM carriers’ order
arrangement (DC sources switching sequence selection).
Keywords: multilevel inverters; total harmonic distortion; level-shifted PWM; phase-shifted PWM
1. Introduction
Nowadays, multilevel inverters (MLIs) are widely used, since they offer improved output
waveforms, smaller grid filter size, lower total harmonic distortion (THD), and reduced electromagnetic
interference (EMI), compared to their two-level inverter counterparts [1–6]. In particular, MLIs are
particularly suitable for medium- and high-voltage applications for both single- and three-phase systems,
thanks to the possibility to work with high-voltage levels by adopting low-voltage-rated devices.
The basic multilevel converter topologies are cascade H-bridge (CHB), neutral-point-clamped
(NPC), flying capacitor (FC), and modular multilevel converter (MMC) [5,6]. These kinds of converters
are also adopted in photovoltaic applications due to the aforementioned advantages.
Many recently published papers deal with the estimation of voltage and current THD in
multilevel inverters. In most of the cases, they are based on voltage frequency spectra numerical
calculations/measurements (fast Fourier transform, FFT). The scientific community has shown a
significant interest in voltage and current THD analyses for both multilevel pulse width modulation
(PWM) and staircase modulation over the past years. Analytical solutions for the voltage THD of
multilevel PWM single- and three-phase inverters were obtained in [7] in asymptotic approximation
(high switching-to-fundamental frequency ratio). Experimental tests have been carried out in [8] to
verify the calculation and analytical developments of voltage and current THDs in the case of three-,
five-, and seven-level single-phase PWM inverters.
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Cascade H-Bridge converter is a mature multilevel topology adopted for different applications
with multiple DC sources [1–4].
A single-phase CHB inverter topology and related phase-shifted (PS) and level-shifted (LS) PWM
are demonstrated in Figure 1. For LS PWM, apparent switching frequency equals the carrier one. For
PS PWM, the apparent switching frequency is that of an individual H-bridge (double carrier frequency)
times the number of H-bridges [9].
Current THD theoretical calculations for a single-phase multilevel PWM inverter with uniform
voltage level distribution and inductance-dominated RL-load is addressed in [8]. The approach of [8]
is applicable to a CHB inverter with equal DC sources.
With respect to a CHB inverter having equal DC sources, a CHB inverter with non-equal DC
voltages can affect current quality by introducing undesirable subharmonic content that may violate
the grid-codes [10].
This paper considers LS and PS PWM applied to single- and three-phase CHB inverters with
non-equal DC sources in the context of current THD minimization. Though a converter RL-load is
considered, the results are applicable to grid-connected applications as well [8].
The paper starts with a generalization of asymptotic current THD formulas for a single-phase
multilevel inverter with uniform levels [8] for non-uniform voltage level distribution. The results
are applicable to a single-phase CHB inverter with LS PWM and non-equal DC sources. In addition,
minimal current THD requires matching LS PWM bands to DC source voltages that may be difficult
to implement in real-life applications. For a single-phase CHB inverter with PS PWM and non-equal
DC sources, the optimal current THD for more than three sources is achieved by a proper selection of
carrier order (DC sources switching sequence), as recently shown in [11,12].
For a three-phase CHB inverter, theoretical current THD consideration becomes too complicated.
Therefore, current THD is analyzed by MATLAB–Simulink simulations.
The major contributions of this paper may be formulated as follows. Theoretical current
THD calculation methodology for non-uniform voltage levels allows evaluating current THD for a
single-phase CHB inverter with non-equal DC sources and LS PWM. Though it is difficult to implement
LS PWM in practice (PWM band matching to DC source voltages is required), the calculated current
THD gives a theoretical limit.
For a three-phase CHB inverter with more than three DC sources per phase, the single-phase
current THD optimal DC source switching sequences reported in [11,12] also work well. Swapping the
carriers among the different phases (changing the carriers order) could be considered as an additional
degree of freedom that may be used to improve the current THD.
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Figure 1. Single-phase cascade H-bridge (CHB) inverter: (a) topology example for four H-bridges; (b) 
phase-shifted (PS) pulse width modulation (PWM) carriers; (c) level-shifted (LS) PWM carrier 
arrangement. 
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Figure 1. Single-phase cascade H-bridge (CHB) inverter: (a) topology example for four H-bridges;
(b) phase-shifted (PS) pulse width modulation (PWM) carriers; (c) level-shifted (LS) PWM
carrier arrangement.
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The paper is organized as follows. Section 2 presents the current THD calculation methodology
for non-uniform voltage levels applicable to a single-phase cascade inverter in the case of LS PWM
and non-equal DC sources. The analysis of the current THD with PS PWM and non-equal DC sources
for the cascade H-bridge inverter is presented in Section 3. The analysis of current THD has been
extended to a three-phase cascade H-bridge inverter with non-equal DC sources and presented in
Section 4. Section 5 presents the conclusion.
2. Current THD for a Single-Phase CHB Inverter with LS PWM and Non-Equal DC Sources
Current THD for a single-phase CHB inverter with LS PWM and equal DC sources can be
calculated as suggested in [8] for uniformly distributed voltage levels. In this section, the results of [8]
are generalized to acquire non-equal DC sources. For the best harmonic performance (minimal current
THD), LS modulation bands must be adjusted to match non-equal DC source voltages (Figure 2).
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Current THD for inductance-dominated RL-load is calculated, similar to [8], as 
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where L and R are load inductance and resistance; ff and fAS – fundamental frequency and apparent 
switching frequency; n-level count (the number of H-bridges increased by one). 
For n-level CHB inverter with (n − 1) H-bridges with non-equal sources and LS PWM band 
matching (Figure 2), the current ripple normalized mean square (NMS) is found using the general 
formula 
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where ai, 0 < ai < 1, is “voltage level”, i, 0 ≤ i ≤ n − 1, is the ratio of respective sum of DC source voltages 
to the total DC voltage (a0 = 0, an−1 = 1)  
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Current THD for inductance-dominated RL-load is calculated, similar to [8], as
THDn(m), % =
2pi
√
2NMSACnNE(m)
m
· f f
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·
√√√√1 +( R
2pi f f L
)2
× 100, (1)
where L and R are load inductance and resistance; ff and fAS – fundamental frequency and apparent
switching frequency; n-level count (the number of H-bridges increased by one).
For n-level CHB inverter with (n − 1) H-bridges with non-equal sources and LS PWM
band matching (Figure 2), the current ripple normalized mean square (NMS) is found using the
general formula
NMSACnNE(m) =
1
6pi
(
n−3
∑
i=0
ci
a2i+1 − a2i
+
bn−2
1− a2n−2
)
, (2)
where ai, 0 < ai < 1, is “voltage level”, i, 0 ≤ i ≤ n − 1, is the ratio of respective sum of DC source
voltages to the total DC voltage (a0 = 0, an−1 = 1)
ai =
∑ij=1 Vj
Vtotal
, (3)
where Vtotal = ∑n−1j=1 Vj is the total DC voltage and m is the modulation index (0 < m < 1);
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m
)
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In Formulas (4) and (5),
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The current ripple NMS formula for two H-bridges (3-level)
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For a three H-bridge (4-level) CHB with non-equal DC source voltages, V1 6= V2 6= V3, output
voltage levels become a0 = 0; a1 =
V1
V1+V2+V3
; a2 =
V1+V2
V1+V2+V3
; a3 =
V1+V2+V3
V1+V2+V3
= 1.
Current ripple NMS for non-equal sources
NMSAC4NE(m) =
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where coefficients q0, d0, h0, q1, d1 are calculated using Formulas (6)–(8). For example, for a four
H-bridge (5-level) CHB inverter current ripple NMS for non-equal sources from (2),
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Theoretical current THD results obtained using (1), (2) are in good agreement with simulated
ones. Calculations and simulations across this paper are carried out for the following parameters: load
resistance R = 1 Ω, load inductance L = 1 mH, fundamental frequency ff = 50 Hz, apparent switching
frequency fAS = 4000 Hz and nominal DC source voltage V = 100 V.
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Figure 3a,b present theoretical current THD according to (1), (2), (11) for a single-phase 4-bridge
CHB for three cases: non-equal sources arranged in ascending order (a1 = 0.2; a2 = 0.45; a3 = 0.7);
non-equal sources arranged in descending order (a1 = 0.3; a2 = 0.55; a3 = 0.8); uniform voltage levels
(equal sources, a1 = 0.25; a2 = 0.5; a3 = 0.75).
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Figure 3. Total harmonic distortion (THD) for LS PWM: (a) 0.1 < m < 1; (b) 0.7 < m < 1.
For relatively large modulation indices m > 0.8, that is typical for grid-tied applications, current
THDs for all three case are close to each other. The lowest THD is achiev d for non-equal sources
arranged in descending order (V1 > V2 > V3 4).
For relatively small modulation indices m < 0.3, the lowest THD is achieved for the non-equal
sources arranged in ascending order (V1 < V2 < V3 4).
Figures 4–6 show current THD simulation results for m = 0.9 that are in good agreement with
theoretical ones (Figure 3). Theoretical current THD values are typically slightly lower than those
obtained from simulation due to theoretical ssumptions.
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The LS PWM considered in this section provides better current THD compared with PS PWM for
single-phase and especially for three-phase CHB inverters. However, the known drawback of LS P
is an uneven power and loss distribution across different H-bridges. For equal DC sources, the remedy
may be H-bridge rotation. For non-equal DC sources, the best THD performance requires LS PWM
band adjustment in accordance with true DC source voltage magnitudes (Figure 2) that may become
problematic. If there is no match between non-equal DC sources and LS PWM bands, current THD is
compromised, and the linearity of CHB inverter as reference signal “voltage amplifier” is violated.
3. Current THD for a Single-Phase CHB Inverter with PS PWM and Non-Equal DC Sources
For a single-ph se CHB inverter with PS PWM and equal DC sources (uniform levels), current
THD for inductance-dominated RL-load may be calculated according to [8]. Current THD theoretical
formulas are based on asymptotic assumption, meani g that the apparent PWM frequency is much
larger tha the fundamental AC one.
In theory, th same formula for c rrent THD for uniform voltage levels is applicable to both LS
and PS PWM. In real lif , current THD for PS PWM may be larger than that for LS PWM, that is better
predicted by asymptotic s.
For LS PWM, voltage and current spectra show distinct app rent switching frequ ncy
(Figures 4–6). For PS PWM, the spectrum around apparent switching frequency is spread. This
happens because, at reference level cro sings, PWM voltage for PS PWM is shifted by half a PWM
period. This effect has almost no impact on volt g THD for uniform l vels—for a single-phase CHB
inverter with equal sources, volta e THD is practically the same for both LS and PS PWM, and this
because vo tage ripple mean square on respective PWM periods is practically the same [7].
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The effect of PWM voltage half a period shift at reference level crossings, in fact, presents a
low-frequency disturbance that may have a negative impact on current THD. This is because current
ripple can be considered as voltage ripple integral for an inductance-dominated load [8], and it is
deteriorated by the low-frequency “voltage irregularities”. On the one hand, this adverse effect
increases with level count increase (more reference voltage crossings). On the other hand, it reduces
with apparent switching frequency increase (more switching between adjacent levels) and RL-load
time constant increase (better low-frequency filtering).
Figure 7 shows current THD for a four H-bridge CHB inverter with equal sources and PS PWM.
Compared with LS PWM for the same modulation index m = 0.9 (Figure 6), the switching frequency
spectrum is spread, and the THD value is slightly larger.
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In the recent papers [11] and [12], asymptotic formulas of [8] are generalized for a single-phase 
CHB inverter with PS PWM and non-equal DC sources. Moreover, it is shown that for more than 
three H-bridges, there are extreme DC source (H-bridge) switching sequences (carrier orders in 
Figure 1b that minimize (maximize) current THD. 
Suppose DC source voltages are sorted in the ascending order 
𝑉ଵ < 𝑉ଶ < 𝑉ଷ < ⋯, (12)
and DC source switching sequences on a PWM period are denoted by number sequences like 1234 
(Figure 8). In the case of three CHB cells, there are six different sequences in total, and only one 
sequence could be considered with respect to the THD, which is the 123. In fact, the sequences 123, 
231, and 312 have the same THD due to circular permutation equivalence. Similarly, 321, 132, and 
213 have the same THD due to the reversal circular permutation. In the following, “1” is always 
placed first to eliminate circular permutation redundancy. 
i re 7. r - ri i erter c rrent T for PS P and equal sources.
I t t [ ] [ ], s t ti f l f [ ] r r li f si l -
inverter with PS PWM and no -equal DC sources. More v r, it is shown that for more than three
H-bridges, there are extreme DC source (H-b idge) switching seque ce (carrier orde s in Figure 1b
that minimize ( aximize) current THD.
lt s re s rte i t e ascending order
V1 < V2 < V3 < · · · , (12)
and DC source switching sequences on a PWM period are denoted by number sequences like 1234
(Figure 8). In the case of three CHB cells, there are six different sequences in total, and only one
sequence could be considered with respect to the THD, which is the 123. In fact, the sequences 123,
231, and 312 have the same THD due to circular permutation equivalence. Similarly, 321, 132, and 213
have the same THD due to the reversal circular permutation. In the following, “1” is always placed
first to eliminate circular permutation redundancy.
Energies 2019, 12, 441 8 of 17
Energies 2017, 10,  8 of 17 
Energies 2018, 10, x; doi: www.mdpi.com/journal/energies 
0
1−
t
1
REFV
1C 2C 3C 4C
REFV−
0
1−
t
1
REFV
1C 2C 3C4C
REFV−
0
1−
t
1
REFV
1C 2C3C 4C
REFV−
0
1−
t
1
REFV
1C2C 3C 4C
REFV−
 
Figure 8. Four H-bridge CHB inverter switching sequences: (a) 1234, (b) 4123, (c) 3412 and (d) 2341 
are equivalent under asymptotic assumption by circular permutation.  
In the case of four CHB cells, only three different sequences can be considered which are 1234, 
1324, and 1243. The other sequences are equivalent within circular permutation (Figure 8) and order 
reversal. The number of all possible DC source switching sequences for the different numbers of H-
bridge cells are summarized in Table 1. It can be noticed that in the case of four and more CHB cells, 
the THD with PS PWM is strictly dependent on the DC sources switching sequences. 
Table 1. Number of Different DC Source Switching Sequences. 
Cells 4 5 6 7 8 9 10 
Sequences 3 12 60 360 2520 20160 181440 
As shown in [11,12], for four H-bridges, the best and worst sequences from the current THD 
perspective become 1423 and 1243. The switching sequences for the different numbers of H-bridge 
cells are given in Table 2 with respect to the best and the worst cases. 
Table 2. Extreme DC Source Switching Sequences. 
Cells 5 6 7 8 9 
Worst 12453 124653 1246753 12468753 124689753 
Best 15234 162435 1725436 18264537 192745638 
Figures 9 and 10 present current THD for a single-phase CHB inverter with PS PWM for the best 
and worst switching sequences, respectively. Normalized non-equal voltages amount to v1 = 0.8; v2 = 
0.933; v3 = 1.067; v4 = 1.2 p.u. (1.0 p.u. corresponds to 100 V). It is clearly seen that the best source 
switching sequence, 1423, provides the minimal current THD of 0.77% (1.04% for the worst sequence). 
However, the minimal THD of this PS PWM is worse than 0.6% for equal DC sources (for LS PWM 
with optimal bands adjustment, it is even better—0.57%). 
Figure 8. Four H-bridge CHB inverter switching sequences: (a) 1234, (b) 4123, (c) 3412 and (d) 2341 are
equivalent under asymptotic assumption by circular permutation.
In the case of four CHB cells, only three different sequences can be considered which are 1234,
1324, and 1243. The other sequences are equivalent within circular permutation (Figure 8) and order
reversal. The number of all possible DC source switching sequences for the different numbers of
H-bridge cells are summarized in Table 1. It can be noticed that in the case of four and more CHB cells,
the THD with PS PWM is strictly dependent on the DC sources switching sequences.
Table 1. Number of Different DC Source Switching Sequences.
Cells 4 5 6 7 8 9 10
Sequences 3 12 60 360 2520 20160 181440
As shown in [11,12], for four H-bridges, the best and worst sequences from the current THD
perspective become 1423 and 1243. The switching sequences for the different numbers of H-bridge
cells are given in Table 2 with respect to the best and the worst cases.
Table 2. Extreme DC Source Switching Sequences.
Cells 5 6 7 8 9
Worst 12453 124653 1246753 12468753 124689753
Best 15234 162435 1725436 18264537 192745638
Figures 9 and 10 present current THD for a single-phase CHB inverter with PS PWM for the best
and worst switching sequences, respectively. Normalized non-equal voltages amount to v1 = 0.8; v2
= 0.933; v3 = 1.067; v4 = 1.2 p.u. (1.0 p.u. corresponds to 100 V). It is clearly seen that the best source
switching sequence, 1423, provides the minimal current THD of 0.77% (1.04% for the worst sequence).
However, the minimal THD of this PS PWM is worse than 0.6% for equal DC sources (for LS PWM
with optimal bands adjustment, it is even better—0.57%).
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Figure 10. Four H-bridge CHB THD for PS PWM and non-equal sources worst switching sequence 1243.
Current THD was also calculated for a single-phase CHB inverter with six H-bridges and PS PWM
for the best and worst switching sequences, respectively. Normalized non-equal voltages were selected
as v1 = 0.80; v2 = 0.88; v3 = 0.96; v4 = 1.04; v5 = 1.12; v6 = 1.20 p.u. Current THD for the best switching
sequence 162435 was found as 0.47%, and the same for the worst sequence—1.29% (compared with
0.4% for equal DC sources).
Cu rent THD values for different cases of single-phase four H-Bridge CHB inverter PWM for m =
0.9, R = 1 Ω, L = 1 mH are compared in Table 3.
Table 3. Current THD for a Single-Phase Four H-Bridge CHB.
LS PWM,
Equal Sources
PS PWM,
Equal Sources
LS PWM,
Non-Equal
Sources
PS PWM,
Non-Equal
Sources, Best
PS PWM,
Non-Equal
Sources, Worst
Calculated
Current THD, % 0.59 0.59 0.56 0.76 1.03
Simulated
Current THD, % 0.60 0.61 0.57 0.77 1.04
In general, there was a good agreement between theoretically calculated and simulated values.
For uniform levels, simulated current THD for PS PWM was slightly larger than for LS PWM due to
the unaccounted effect of PS PWM voltage half a period shift at reference level crossings (Section 2).
Current THD values for different cases of single-phase six H-Bridge CHB inverter PWM for m =
0.9, R = 1 Ω, L = 1 mH are compared in Table 4.
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Table 4. Current THD for a Single-Phase Six H-Bridge CHB.
LS PWM,
Equal Sources
PS PWM,
Equal Sources
LS PWM,
Non-Equal
Sources
PS PWM,
Non-Equal
Sources, Best
PS PWM,
Non-Equal
Sources, Worst
Calculated
Current THD, % 0.25 0.25 0.24 0.29 0.82
Simulated
Current THD, % 0.25 0.26 0.24 0.31 0.85
For Table 4, again, there is a good agreement between theoretically calculated and simulated
current THD values. The relative difference between calculated and simulated current THD values
for PS PWM is larger compared to the four H-bridge inverter because there are more unaccounted
low-frequency disturbances due to PWM voltage half a period shift at reference level crossings.
4. Current THD for a Three-Phase CHB Inverter with Non-Equal DC Sources
Voltage and current quality for three-phase CHB inverters with equal DC sources for LS PWM
are reported in the literature to be better than for PS PWM [13–15]. The presented frequency domain
explanations seem to be complicated as they involve double Fourier series spectra calculations,
sideband frequencies, etc. Presented below is an elementary time domain explanation of LS PWM
superiority for three-phase converters.
The indication of modulation strategy quality for a three-phase converter is line voltage quality.
For both LS and PS PWM, generated source phase voltage is of optimal nearest level switching quality.
However, while for LS PWM line (phase-to-phase) voltage is still of nearest level switching type, for
PS PWM, it becomes non-nearest switching that deteriorates voltage and current quality.
An elementary time domain explanation of this phenomenon is based on the effect of PS
PWM voltage half a period shift at reference level crossings, as discussed in Section 2. It is about
synchronization of source voltage waveforms of different phases because a line voltage is obtained as
a difference between two phase voltages.
Figure 11 demonstrates the synchronization of PWM voltages of different phases for LS PWM (no
matter what the specific voltage levels are). Figure 11a shows that for the pulses of the same polarity,
LS PWM provides middle pulses synchronization. For the pulses of opposite polarities (Figure 11b), a
middle of the pulse (peak) in one phase is synchronized with a middle of the pause (valley) in another
phase. As line voltage Vab is obtained by subtracting phase voltage Vb from Va, it is the optimal nearest
level switching type. Also note the line voltage frequency doubling effect.
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For PS PWM, due to the effect of voltage half a PWM period shift at reference level crossings,
for some portions of a fundamental period different phase, PWM voltage synchronization may be
as in Figure 12 (Figure 12b is obtained from Figure 11b by half a PWM period shift). This kind of
synchronization results in reduced line voltage quality due to non-nearest level switching.
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Theoretical asymptotic time domain analysis of a three-phase CHB inverter voltage and current
quality becomes a complicated task. Therefore, current THD values in this section were obtained
by simulation for inverter Y-connected balanced RL-load and relatively large modulation index m =
0.85 that is characteristic for grid-tied applications. Voltage references were selected pure sinusoidal
without any zero-sequence insertion.
For LS PWM and equal DC sources, line voltage and current THD are shown in Figures 13 and 14;
the same for PS PWM—in Figures 15 and 16. It is clearly seen that for PS PWM, for some parts of the
fundamental period, the line voltage is of the non-nearest switching type that results in current THD
increase from 0.23% (in case of LS PWM) to 0.44%.
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current quality is achieved for ideal matching of LS PWM bands to DC sources that may be difficult to
implement in practice.
The results for PS PWM for the best phase sources switching sequence are given in Figures 19
and 20, and for the worst switching one, in Figures 21 and 22.
For PS PWM, there is another degree of freedom which is carriers’ synchronization in different
phases. The results of Figures 19–22 were obtained assuming the same carriers for all three phases. For
example, for the best sequence, the carrier sequences in three phases are (1423; 1423; 1423). However,
the carriers in different phases can be shifted using circular permutation without violating phase
switching sequence optimality, e.g., (1423; 3142; 2314).
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5. Conclusion 
This paper investigated several aspects of carrier-based PWM strategies of single- and three-
phase CHB inverters with non-equal DC source voltages in the context of current THD minimization. 
Though the results are demonstrated for inductance-dominated RL-load, they are applicable to grid-
tied applications as well. 
Here are the main outcomes: 
1 Asymptotic current THD formulas for a single-phase multilevel inverter with uniform voltage 
level distribution [8] were generalized to acquire non-uniform voltage levels. The generalized 
formulas are applicable to a single-phase CHB inverter with non-equal DC source voltages and 
LS PWM with PWM bands matching voltage values. While it may be difficult to implement LS 
PWM bands matching in real-life applications, obtained current THD values are theoretically 
minimal, and can be only compromised by PS PWM. 
2 Provided is a simple time domain explanation of superiority of LS PWM over PS PWM from a 
voltage and current THD perspective. It is based on recognition of the effect of PS PWM voltage 
half a period shift at reference level crossings. While this effect has a minor impact for single-
phase CHB inverters with PS PWM, it causes a significant deterioration of voltage and current 
THD for three-phase CHB inverters with PS PWM (non-nearest level switching) because source 
phase voltage synchronization becomes different from the optimal one provided by LS PWM.  
3 For a three-phase CHB inverter with PS PWM and more than three unequal DC sources per 
phase, simulations demonstrated that the best (worst) current THD is obtained by phase 
switching performed according to the best (worst) DC sources switching sequences for a single-
phase CHB inverter, as recently suggested in [11,12]. There is another degree of freedom to be 
potentially exploited, that is, different carrier sequences in three converter phases by circular 
permutation of optimal ones. 
Future research must address the impact of zero-sequence insertion into reference voltages. At 
a glance, the classic third harmonic correction may deteriorate current THD in CHB inverter as 
opposed to its positive effect on current THD in a three-phase two-level inverter. 
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Abbreviations
The following abbreviations and symbols are used in this manuscript:
MLI multilevel inverters
EMI electromagnetic interferences
CHB cascade H-bridge
THD total harmonic distortion
LS level shifted
PS phase shifted
PWM pulse width modulation
NMS normalized mean square
ff fundamental frequency
fAS apparent switching frequency
NPC neutral-point-clamped
FC flying capacitor
MMC modular multilevel converter
FFT fast Fourier transform
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